Frequency synthesiser architecture eliminating high speed frequency dividers for millimetre-wave applications
نویسندگان
چکیده
A frequency synthesiser architecture for millimetre-wave applications is proposed. The architecture is based on a triple-push oscillator, which functions both as a divider and oscillator. Thus, the proposed architecture eliminates the need for injection locked frequency dividers that are the main contributors to the limited tuning capability of millimetre-wave phase-locked loops. Since the proposed architecture is solely based on the performance of the triple-push oscillator, the measurement result of the first silicon triple-push oscillator at 30 GHz is presented to support the validity of the concept.
منابع مشابه
Phase Frequency Detector Using Transmission Gates for High Speed Applications
In this paper a new phase-frequency detector is proposed using transmission gates which can detect phase difference less than 500ps. In other word, the proposed Phase-frequency Detector (PFD) can work in frequencies higher than 1.7 GHz, whereas a conventional PFD operates at frequencies less than 1.1 GHz. This new architecture is designed in TSMC 0.13um CMOS Technology. Also, the proposed PFD a...
متن کاملLow cost high gain antenna arrays for 60 GHz millimetre wave identification (MMID)
Low cost millimetre wave modules are needed for emerging 60 GHz applications such as high speed wireless communications and millimetre wave identification (MMID). All applications require high performance antenna arrays to overcome the high propagation losses. Two alternative antenna array designs on a low cost substrate (Taconic Taclamplus) are presented and analysed in this paper. The arrays ...
متن کاملHigh Speed Delay-Locked Loop for Multiple Clock Phase Generation
In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...
متن کاملDual Phase Detector Based Delay Locked Loop for High Speed Applications
In this paper a new architecture for delay locked loops will be presented. One of problems in phase-frequency detectors (PFD) is static phase offset or reset path delay. The proposed structure decreases the jitter resulted from PFD by switching two PFDs. In this new architecture, a conventional PFD is used before locking of DLL to decrease the amount of phase difference between input and outpu...
متن کاملDesign and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)
Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...
متن کامل